Review



dc fault test bed modeling  (MathWorks Inc)


Bioz Verified Symbol MathWorks Inc is a verified supplier  
  • Logo
  • About
  • News
  • Press Release
  • Team
  • Advisors
  • Partners
  • Contact
  • Bioz Stars
  • Bioz vStars
  • 96

    Structured Review

    MathWorks Inc dc fault test bed modeling
    Fig. 3 illustrates the results of applying Mayr model <t>test</t> <t>bed.</t> The test is done for the CB rated current 750 A and line to line <t>fault</t> current 20.4 kA occurs at 0.005 second as shown in Fig. 3-a. It is noticed that when the DC current reaches to approximately 20 kA, the fault is detected and the DC circuit breaker successfully starts to open at 0.01 seconds and the electrical arc is generated as it is observed in Figs. 3- a and 3-b. At a value of almost 50 V, the series LC resonance circuit is connected in parallel with the DC circuit breaker to generate a high-frequency oscillatory current by self-excitation, this oscillatory current is superimposed on the dc current of the main path and its amplitude grew to form a current zero-crossing.
    Dc Fault Test Bed Modeling, supplied by MathWorks Inc, used in various techniques. Bioz Stars score: 96/100, based on 536 PubMed citations. ZERO BIAS - scores, article reviews, protocol conditions and more
    https://www.bioz.com/result/dc fault test bed modeling/product/MathWorks Inc
    Average 96 stars, based on 536 article reviews
    dc fault test bed modeling - by Bioz Stars, 2026-05
    96/100 stars

    Images

    1) Product Images from "Parameters affecting the arcing time of HVDC circuit breakers using black box arc model"

    Article Title: Parameters affecting the arcing time of HVDC circuit breakers using black box arc model

    Journal: IET Generation, Transmission & Distribution

    doi: 10.1049/iet-gtd.2018.6264

    Fig. 3 illustrates the results of applying Mayr model test bed. The test is done for the CB rated current 750 A and line to line fault current 20.4 kA occurs at 0.005 second as shown in Fig. 3-a. It is noticed that when the DC current reaches to approximately 20 kA, the fault is detected and the DC circuit breaker successfully starts to open at 0.01 seconds and the electrical arc is generated as it is observed in Figs. 3- a and 3-b. At a value of almost 50 V, the series LC resonance circuit is connected in parallel with the DC circuit breaker to generate a high-frequency oscillatory current by self-excitation, this oscillatory current is superimposed on the dc current of the main path and its amplitude grew to form a current zero-crossing.
    Figure Legend Snippet: Fig. 3 illustrates the results of applying Mayr model test bed. The test is done for the CB rated current 750 A and line to line fault current 20.4 kA occurs at 0.005 second as shown in Fig. 3-a. It is noticed that when the DC current reaches to approximately 20 kA, the fault is detected and the DC circuit breaker successfully starts to open at 0.01 seconds and the electrical arc is generated as it is observed in Figs. 3- a and 3-b. At a value of almost 50 V, the series LC resonance circuit is connected in parallel with the DC circuit breaker to generate a high-frequency oscillatory current by self-excitation, this oscillatory current is superimposed on the dc current of the main path and its amplitude grew to form a current zero-crossing.

    Techniques Used: Generated

    Fig. 4 shows the results of applying Cassie model test bed where the rated current and line to line fault circumstances are similar to those applied in Mayr's model. It is also observed that when the DC current reaches to 20 kA, the fault is detected and the DC circuit breaker contacts started to open at 0.01 second as shown in Fig. 4-a.
    Figure Legend Snippet: Fig. 4 shows the results of applying Cassie model test bed where the rated current and line to line fault circumstances are similar to those applied in Mayr's model. It is also observed that when the DC current reaches to 20 kA, the fault is detected and the DC circuit breaker contacts started to open at 0.01 second as shown in Fig. 4-a.

    Techniques Used:



    Similar Products

    96
    MathWorks Inc dc fault test bed modeling
    Fig. 3 illustrates the results of applying Mayr model <t>test</t> <t>bed.</t> The test is done for the CB rated current 750 A and line to line <t>fault</t> current 20.4 kA occurs at 0.005 second as shown in Fig. 3-a. It is noticed that when the DC current reaches to approximately 20 kA, the fault is detected and the DC circuit breaker successfully starts to open at 0.01 seconds and the electrical arc is generated as it is observed in Figs. 3- a and 3-b. At a value of almost 50 V, the series LC resonance circuit is connected in parallel with the DC circuit breaker to generate a high-frequency oscillatory current by self-excitation, this oscillatory current is superimposed on the dc current of the main path and its amplitude grew to form a current zero-crossing.
    Dc Fault Test Bed Modeling, supplied by MathWorks Inc, used in various techniques. Bioz Stars score: 96/100, based on 1 PubMed citations. ZERO BIAS - scores, article reviews, protocol conditions and more
    https://www.bioz.com/result/dc fault test bed modeling/product/MathWorks Inc
    Average 96 stars, based on 1 article reviews
    dc fault test bed modeling - by Bioz Stars, 2026-05
    96/100 stars
      Buy from Supplier

    Image Search Results


    Fig. 3 illustrates the results of applying Mayr model test bed. The test is done for the CB rated current 750 A and line to line fault current 20.4 kA occurs at 0.005 second as shown in Fig. 3-a. It is noticed that when the DC current reaches to approximately 20 kA, the fault is detected and the DC circuit breaker successfully starts to open at 0.01 seconds and the electrical arc is generated as it is observed in Figs. 3- a and 3-b. At a value of almost 50 V, the series LC resonance circuit is connected in parallel with the DC circuit breaker to generate a high-frequency oscillatory current by self-excitation, this oscillatory current is superimposed on the dc current of the main path and its amplitude grew to form a current zero-crossing.

    Journal: IET Generation, Transmission & Distribution

    Article Title: Parameters affecting the arcing time of HVDC circuit breakers using black box arc model

    doi: 10.1049/iet-gtd.2018.6264

    Figure Lengend Snippet: Fig. 3 illustrates the results of applying Mayr model test bed. The test is done for the CB rated current 750 A and line to line fault current 20.4 kA occurs at 0.005 second as shown in Fig. 3-a. It is noticed that when the DC current reaches to approximately 20 kA, the fault is detected and the DC circuit breaker successfully starts to open at 0.01 seconds and the electrical arc is generated as it is observed in Figs. 3- a and 3-b. At a value of almost 50 V, the series LC resonance circuit is connected in parallel with the DC circuit breaker to generate a high-frequency oscillatory current by self-excitation, this oscillatory current is superimposed on the dc current of the main path and its amplitude grew to form a current zero-crossing.

    Article Snippet: DC fault test bed modeling is carried out by Matlab/Simulink software to evaluate the capability to protect the HVDC overhead transmission line, connecting Badr substation in Egypt and Elnabaq switching station.

    Techniques: Generated

    Fig. 4 shows the results of applying Cassie model test bed where the rated current and line to line fault circumstances are similar to those applied in Mayr's model. It is also observed that when the DC current reaches to 20 kA, the fault is detected and the DC circuit breaker contacts started to open at 0.01 second as shown in Fig. 4-a.

    Journal: IET Generation, Transmission & Distribution

    Article Title: Parameters affecting the arcing time of HVDC circuit breakers using black box arc model

    doi: 10.1049/iet-gtd.2018.6264

    Figure Lengend Snippet: Fig. 4 shows the results of applying Cassie model test bed where the rated current and line to line fault circumstances are similar to those applied in Mayr's model. It is also observed that when the DC current reaches to 20 kA, the fault is detected and the DC circuit breaker contacts started to open at 0.01 second as shown in Fig. 4-a.

    Article Snippet: DC fault test bed modeling is carried out by Matlab/Simulink software to evaluate the capability to protect the HVDC overhead transmission line, connecting Badr substation in Egypt and Elnabaq switching station.

    Techniques: